GD32F130
-
Êý¾ÝÊÖ²á
-
Óû§ÊÖ²á
-
¸ÅÊö
-
²úÆ·Ñ¡ÔñÆ÷
-
Îĵµ
¸ÅÊö
GD32F130²úÆ·Ö÷Ƶ¸ß´ï48MHz£¬£¬Ö§³Ö¸ß´ï64KB FlashºÍ8KB SARM¡£»£»£»¹¼¯³ÉÁË USART¡¢¡¢¡¢I2C¡¢¡¢¡¢SPI ¡¢¡¢¡¢ADCÒÔ¼°ÆäËûÊý×ֺͷÂÕÕÍâÉè×ÊÔ´¡£
GD32F130 ²úƷϵÁÐÌṩ TSSOP20¡¢¡¢¡¢QFN28¡¢¡¢¡¢QFN32¡¢¡¢¡¢LQFP32¡¢¡¢¡¢LQFP48 ºÍ LQFP64 ·â×°Ñ¡Ïî¡£
²úÆ·Ñ¡ÔñÆ÷
16ÌõÁ˾Ö
|
Part No.
|
Core
|
Series
|
Package
TSSOP20
QFN32
QFN28
LQFP64
LQFP48
LQFP32
|
Max Speed (MHz)
|
Flash (Bytes)
16K
32K
64K
|
SRAM (Bytes)
4K
8K
|
I/O
up to 55
up to 39
up to 27
up to 23
up to 15
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
CPTM (16bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
1+0
2+0
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
|
USB 2.0
|
Ethernet
|
SDIO
|
EtherCAT Slave Controller
|
MFCOM
|
LIN
|
LCD-TFT
|
MIPI-DSI
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
1(9)
1(16)
1(10)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex?-M3 | GD32F130 | TSSOP20 | 48 | 16K | 4K | up to 15 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(9) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | TSSOP20 | 48 | 32K | 4K | up to 15 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(9) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | TSSOP20 | 48 | 64K | 8K | up to 15 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(9) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN28 | 48 | 16K | 4K | up to 23 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN28 | 48 | 32K | 4K | up to 23 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN28 | 48 | 64K | 8K | up to 23 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP32 | 48 | 16K | 4K | up to 27 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP32 | 48 | 32K | 4K | up to 27 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP32 | 48 | 64K | 8K | up to 27 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN32 | 48 | 16K | 4K | up to 27 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN32 | 48 | 32K | 4K | up to 27 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | QFN32 | 48 | 64K | 8K | up to 27 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP48 | 48 | 16K | 4K | up to 39 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 1+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP48 | 48 | 32K | 4K | up to 39 | 1 | 4 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP48 | 48 | 64K | 8K | up to 39 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(10) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ | |
| Cortex?-M3 | GD32F130 | LQFP64 | 48 | 64K | 8K | up to 55 | 1 | 5 | 0 | 0 | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1(16) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -40¡æ~85¡æ |
¼¼ÊõÎĵµ
ËÑË÷
-
Êý¾ÝÊֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-04-15
·¢Õ¹È«ÊýÎĵµ
-
-
Óû§Êֲᣨ1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-03-13
·¢Õ¹È«ÊýÎĵµ
-
-
ÀûÓñʼǣ¨33£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN221 ºÏÓÃÓÚGD32 Arm Cortex-M´¦ÖÃÆ÷µÄ IAR ·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.2
2026-04-01
-
2026-04-01
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN311 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded Builder·ÖÉ¢¼ÓÔØ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN200 ºÏÓÃÓÚArm Cortex-M´¦ÖÃÆ÷µÄGD32 Embedded BuilderÁ´½Ó¾ç±¾Îļþ×¢Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN164 Dhrystone Porting Guide Based on GD32 MCU_Rev1.0
2025-12-05
-
2025-12-05
-
2024-11-25
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2025-08-01
-
2022-12-08
-
2022-12-08
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
2024-06-04
-
2023-08-28
-
2024-12-20
-
2023-08-28
-
2023-08-28
-
2024-07-11
-
2025-08-01
-
2025-08-01
-
2025-08-15
·¢Õ¹È«ÊýÎĵµ
-
-
¹Ì¼þ¿â£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-02-11
·¢Õ¹È«ÊýÎĵµ
-
-
¿ª·¢°å×ÊÁÏ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-03-13
·¢Õ¹È«ÊýÎĵµ
-
-
ÆäËûÈí¼þ£¨7£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2026-05-08
-
2026-04-27
-
2026-04-25
-
2026-01-29
-
2026-04-25
-
2026-01-29
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-
-
CAD×ÊÁÏ£¨1£©
Ãû³Æ
EN
CN
°ä²¼¹¦·ò
-
2025-12-19
·¢Õ¹È«ÊýÎĵµ
-